Acronym · Verification & Validation
VMM (Verification Methodology Manual)
Synopsys's SystemVerilog verification methodology and class library, published in 2005 as the successor to its Reference Verification Methodology. It competed with OVM until both were superseded by UVM.
- Also known as
- VMM for SystemVerilog
- Type
- Acronym
- Domain
- Verification & Validation, UVM
Notes
VMM introduced concepts such as the register abstraction layer that reappear in UVM RAL.
Related terms
Part of the Verification & Validation glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
No other page of the Hub uses this term yet.
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed: not yet reviewed in depth. Entry last updated . The full glossary