Standard · Interfaces & SerDes
PCIe 7.0
The PCI Express generation specified at 128 GT/s per lane using PAM4, doubling Gen6 bandwidth to roughly 512 GB/s bidirectional on a x16 link and targeting AI cluster, 800G networking and storage fabrics.
- Also known as
- PCIe Gen7, Gen7
- Type
- Standard
- Domain
- Interfaces & SerDes, Chip-to-chip interface
Notes
Channel loss at 128 GT/s makes retimers effectively mandatory beyond very short board traces.
Related terms
Part of the Interfaces & SerDes glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
Used on 1 page of the Hub. In each group, the pages that mention it most come first.
Standards
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed: not yet reviewed in depth. Entry last updated . The full glossary