Acronym · Memory & Storage
NVMe (Non-Volatile Memory Express)
The command set and queueing model designed for flash attached over PCIe, with many deep parallel queues and very low protocol overhead. It replaced the disk-era AHCI and SCSI stacks as the default storage interface.
- Type
- Acronym
- Domain
- Memory & Storage, Storage interface
Notes
NVMe over Fabrics extends the same command set across RDMA, Fibre Channel and TCP networks for disaggregated storage.
Overview
NVMe, short for NVM Express (Non-Volatile Memory Express), is the family of specifications that defines how host software talks to solid-state storage, built around many parallel command queues and designed for flash and other fast non-volatile memory. It is the standard interface for PCIe-attached SSDs in form factors such as M.2, U.2 and EDSFF, and it can also run across networks. The specifications are developed by NVM Express, an industry consortium with more than 100 member companies.
How it works
Host and drive communicate through pairs of queues in host memory. The host places commands in a submission queue and signals the controller, which fetches and executes them, writes a result into a completion queue and raises an interrupt. Where the older AHCI interface used for SATA offers a single queue of 32 commands, NVMe allows up to 65,535 I/O queues of up to 65,536 commands each, so that, for example, each processor core can be given its own queue and storage work runs in parallel with little locking.
The specifications are now split into parts that can evolve separately: a base specification, command set specifications (such as the NVM, Zoned Namespaces and Key Value command sets), transport specifications for PCIe, RDMA and TCP, a Management Interface (NVMe-MI) for out-of-band monitoring and updates through a baseboard management controller, and a Boot specification. The current set, NVMe 2.4, was released on 4 August 2026.
NVMe over Fabrics carried the same model beyond PCIe: version 1.0 in 2016 covered Ethernet, Fibre Channel and InfiniBand through RDMA, and version 1.1 added TCP. That work has since been folded into the base specification. With protocol overhead low, much of a drive's performance depends on its controller, firmware and flash.
Examples
- An M.2 NVMe SSD in a laptop, attached to the processor over PCIe lanes.
- A data centre drive in an EDSFF form factor monitored through NVMe-MI by the server's baseboard management controller.
- A Zoned Namespaces drive, where the host writes data sequentially into zones using the ZNS command set.
- A storage array exported to servers over an ordinary Ethernet network using NVMe over TCP.
Why it matters
SSD controller designers, SSD firmware engineers, storage verification and validation teams, and enterprise storage architects work from the NVMe specifications daily, and host SoC teams must provide PCIe ports and software support to match. A common interface means drives from different vendors work with the same host software, which helps data centre buyers source from several suppliers.
In the chip lifecycle, an SSD controller's NVMe revision and features are chosen at architecture, the controller RTL is verified against the specification, firmware implements the command sets, drives pass compliance and interoperability testing before qualification, and features evolve through firmware updates in production.
It matters most to: Enterprise Storage Systems Architect, NVMe SSD Controller Design Engineer, SSD Firmware Engineer, Storage Benchmarking & Validation Engineer, Storage Controller Verification Engineer
Common confusions
- Not the same as NVM
- NVM on its own simply means non-volatile memory, any memory that keeps its data without power. NVMe is the interface specification, not a type of memory.
- Not the same as M.2
- M.2 is a physical form factor and connector. An M.2 slot can carry NVMe drives over PCIe or older SATA drives, so the shape alone does not tell you the protocol.
- Not the same as PCIe
- PCIe is the link that carries the data. NVMe is the storage protocol that runs over it, and over network fabrics as well.
Related standards
- NVM Express Base Specification 2.4 (host interface, queues and command model for NVMe storage)
Sources
- NVM Express Base Specification (opens in a new tab), NVM Express, 2026-10-22
- Specifications (opens in a new tab), NVM Express, 2026-10-22
- About NVM Express (opens in a new tab), NVM Express, 2026-10-22
- NVMe over Fabrics Specification (opens in a new tab), NVM Express, 2026-10-22
- NVM Express (Wikipedia) (opens in a new tab), Wikimedia Foundation, 2026-10-22
Related terms
Part of the Memory & Storage glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
Used on 17 pages of the Hub. In each group, the pages that mention it most come first.
Skills
Standards
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed . Written by The Semiconductor Hub editorial team. The full glossary