Term · Interfaces & SerDes
Lane bonding
Aggregating several serial lanes into one logical link by striping data across them, multiplying bandwidth while keeping per-lane rates achievable. Requires deskew to realign lanes at the receiver.
- Also known as
- Link aggregation, Lane aggregation, Multi-lane
- Type
- Term
- Domain
- Interfaces & SerDes, Chip-to-chip interface
Notes
Expressed as x1, x4, x8 and x16 in PCIe and as four or eight lane groups in Ethernet PMDs.
Related terms
Part of the Interfaces & SerDes glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
No other page of the Hub uses this term yet.
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed: not yet reviewed in depth. Entry last updated . The full glossary