Term · Test & DFT
Core wrapper
A boundary register placed around an embedded core so its inputs and outputs can be controlled and observed independently of the surrounding logic. It lets the core be tested inward and the interconnect between cores tested outward.
- Also known as
- Test wrapper, Wrapper cell chain
- Type
- Term
- Domain
- Test & DFT, DFT architecture
Notes
Standardised by IEEE 1500; conceptually the same idea as chip-level boundary scan applied one level down.
Related terms
Part of the Test & DFT glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
Used on 1 page of the Hub. In each group, the pages that mention it most come first.
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed: not yet reviewed in depth. Entry last updated . The full glossary