Term · Verification & Validation
Concurrent assertion
An assertion evaluated on a clocking event that can span many cycles, built from sequences and property operators such as implication, until and eventually. Concurrent assertions express protocol and temporal requirements and are the ones formal tools prove.
- Type
- Term
- Domain
- Verification & Validation, Assertions
Notes
Sampling uses preponed values, so an assertion sees the same values the design saw at the clock edge, avoiding races.
Related terms
- SVA
- Property
- SVA sequence
- Model checking
Part of the Verification & Validation glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
No other page of the Hub uses this term yet.
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed: not yet reviewed in depth. Entry last updated . The full glossary