Standard · Interfaces & SerDes
128b/130b
The PCIe encoding from Gen3 through Gen5 in which 128 bits of scrambled payload carry a two-bit sync header, replacing the 20 percent overhead of 8b/10b with about 1.5 percent.
- Also known as
- 128b130b
- Type
- Standard
- Domain
- Interfaces & SerDes, Coding and FEC
Notes
The jump from 8b/10b to 128b/130b is why PCIe Gen3 at 8 GT/s delivers roughly twice Gen2's throughput at only 1.6 times the line rate.
Related terms
- PCIe
- 64b/66b
- Scrambling
- FLIT mode
Part of the Interfaces & SerDes glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
No other page of the Hub uses this term yet.
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed: not yet reviewed in depth. Entry last updated . The full glossary